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I. INTRODUCTION
The JOLT (TM) microcomputer, utilizing MOS Technology 6502 microprocessor
chip, is being evaluated for use in the Ohio University Omega receiver software-based
prototype. The receiver, being developed under the NASA Joint University Prog om in
Air Transportation Systems, will attempt to minimize hardware, utilizing the micro-
processor for all possible functions.
The memory-test program described in this paper is one of a series of routines
being produced for basic support of the microcomputer during receiver development stages.
The program allows a quick test of a 4,096-word memory board used with the
basic JOLT processor by cycling the memory through all possible bit combinations in cll
words.
JOLT machine-language code is used in program preparation.
II. PROGRAM DESCRIPTION
The Memory Test Program is written in hand-assembled code for the MOS Technology
MCS 6502 microcomputer chip ns used in the JOLT microcomputer. The program stores and
reads each possibly bit configuration in each memory location from 1000 to 1FFF, comparing
the input and output of memory for equality. The program runs 40 seconds for a complete
check of 4,096 memory locati-ns. Incorrect memory operation re ,--ults in a printout of the
memory output, the address, and the input in that order on the teletypewriter output port
of the JOLT. This output accurs for each incorrect output of each affected memory
location. For this reason,the program shoulC.' not be run unattended, as a high volume of
output can be produced for relatively few failin g memory locations.
III. PROGRAM LISTING
The listing given on the following pages illustrates the complete program code. The
program is loaded beginning at JOLT memory location 0000, and takes 4B (hexidecimal) bytes
of storage.
The program operates by addressing the 4-K memory board in indexed, indirect mode.
ADDL and ADDH are the low and high order address bytes, respectively, and are located at
004A. The Y index register contains the current ADDL value during program operation.
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The X index register is used to store the CTR, or memory data value. After initial ization,
CTR is stored in the memory location addressed by ADDI, ADDH indexed by Y. The
accumulator is then cleared, and the memory location is read back to the accumulator .
The accumulator is compared with the CTR value to determine memory correct or incorrect
operation. If correct, CTR is incremented to test the memory with the next one of 256
possible bit combinations (in an 8-bit word). If CTR is zero (having passed through all
256 combinations at the current memory address), Y is incremented (incrementing ADDI).
If a page 44 boundary is crossed, (Y=0), then ADDH is incremented to begin indirect
addressing on the following page. If ADDH passes the top of the 4K memory address
space (above 1FFF), the word END is printed and the program is stop ped. If either ADDH
or ADDL remain in range of the 4K address space after incrementing, the program continues
at the new memory address, with CTR-O.
--T
PROGRAM LISTING
Program Counter Program Code kernorks
00 Ea No-op
Ol AO 00 Put zero in Y (ADDL)
03 A6 49 Get CTR in X -4-----
05 8A Put X in Accum.
06 91 4A Store CTR in memory
08 A9 00 Zero Accum.
OA BI 4A Get memory output
OC C5 49 Is output = input?
OE FO lA Branch if equal ---	 -
i 0 20 B 1 72 /	 ; pr i nt output
13 20 77 -/ 3 Space
16 A5 4B Get ADDH
18 20 BI 72 Print
1B 98 Get ADDL from Y
1C 20 BI 72 Print
IF 20 77 73 Spare
22 A5 49 Get CTR (input)
24 20 BI 72 Print	 it
27 20 8A 72 CR LF
2A E6 49 Increment CTR ^— ----
2C DO D5 Go back; CTR ;( 0 - ----
2E C8 CTR=O; increment ADDL
2F D0 D2 Go back ADDL 10
31 E6 46 ADDL-; increment ADDH
33 A9 IF Get ' Win Accum.
35 C5 4B Compare to ADDH
37 BO CA Go back if ADDH <
	 IF	 —
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PROGRAM LISTING CONTINUED
Program Counter Program Code Remarks
39 A9 45 'El
3B 20 C6 72 Print
3E A9 4E 'N'
40 20 C6 72 Print
43 A9 44 ' D'
45 20 C6 72 Print
48 00 Break to stcp
49 00 C TR storage
4A 00 10 ADDL, ADDL-1 storage
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